

this stage, the functionality of the circuit is equivalent to the sum operation, $A \oplus B \oplus C$, and six transistors have been used. As mentioned before, the number of transistors in the carry operation can be reduced by taking $A \oplus B$ as the input from the sum operation circuit AND with C_{in} in order to produce the operation equivalent to $(A \oplus B)C_{in}$, which only uses another two transistors. Meanwhile, the inputs A, A', B , and B' are fed into pass transistors in order to produce an AND logic gate, which represents the AB operation in Equation (2). The outputs of both $(A \oplus B)C$ and AB are used as multiplexing inputs in order to sum both terms with the OR gate operation. The transistor count can be reduced by modifying the OR gate at the last stage of the carry equation. This is done by removing the inverter and the transistor fed by the inverter. Markovic's [8] full adder circuit has 22 transistors. At an earlier point, 3 transistors were omitted in our design and the number of transistors of the full adder cell was reduced to 17 transistors, which is lower than the number of transistors in the circuit described by Markovic [8] which is 22. Fig 1 shows the full adder circuit using 17 transistors [9]. And Fig 2 shows the proposed full adder circuit for power optimization.




Fig 2. Proposed Full Adder circuit

The proposed low power full adder consists of both PMOS & NMOS transistors. The innovation is in eliminating the power hungry inverters. The NMOS transistors that require inversion of gate input has been replaced by PMOS transistors.

III. SIMULATION AND PERFORMANCE ANALYSIS OF FULL ADDER

The existing & proposed architectures are implemented using Full Custom AISC design methodologies. Both the existing & proposed full adder architectures were simulated using Tanner tool which are mapped to TSMC 250 nm technology node.

The Table I shows the benchmarking results of the existing & proposed architectures after implementing using ASIC design methodology. As depicted in Table I the proposed architecture is well suited for area optimized applications and the performance of the proposed architecture is also unaffected. From Table I, it is clear that the proposed

architecture out performs the existing architecture in all the design aspects (Area & Power). It is interesting to note that power has been reduced. Since it is an architectural innovation, below are the low power advantages:

- No Area or Performance penalty.
- Minimum Verification effort:
 - Since it is correct by design.
- It is pervasive:
 - It is independent of adder width.
 -




Fig 3: Waveforms of the Full Adder

Table 1: Benchmarking results @3.3V

Module	Existing Architecture	Proposed Architecture	Percentage Gain
Full Adder	A = 17	A = 15	A = 11%
	T = { A to sum = 225.78 A to carry = 173.28 }	T = { A to sum = 225.73 A to carry = 173.23 }	
	P= 205.072	P= 200.042	P = 2.5%

Note:

- A = Area in transistor count
- T = Delay in ns.
- P = Power in nW.

IV. CONCLUSION

The proposed full adder cell has been simulated and results are compared with existing full adder cell in terms of power and delay. This proposed adder cell is having improvement in both of these aspects. The proposed low power concept is proven in both ASIC Design Methodologies.

REFERENCES

- [1] Chandrakasan, A., Brodersen, "Low Power Digital Design", Kluwer Academic Publishers, R., 1995.
- [2] N. Weste and K. Eshraghian, "CMOS VLSI Design- A Circuits & System Perspective", Pearson Education, 2008.
- [3] Y. Leblebici, S.M. Kang, CMOS Digital Integrated Circuits, Singapore: Mc Graw Hill, 2nd edition, 1999.
- [4] A. M. Shams and M. Bayoumi, "A novel high-performance CMOS1-bit full adder cell," IEEE Transaction on Circuits Systems II, Analog Digital Signal Process, vol. 47, no. 5, pp. 478-481, May 2000.
- [5] R. Zimmermann, and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," IEEE J. Solid State Circuits, vol. 32, no. 7, pp. 1079-1090, Jul. 1997.
- [6] H. T. Bui, Y. Wang, and Y. Jiang, "Design and analysis of low-power 10-transistor full adders using XOR-XNOR gates," IEEE Transactions Circuits Systems II, Analog Digital Signal Process, vol. 49, no. 1, pp. 25- 30, Jan. 2002.
- [7] S. Goel, A. Kumar, M. A. Bayoumi, "Design of robust, energy – efficient full adders for deep sub micrometer design using hybrid-CMOS logic style" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.14, no.12, pp.1309-1321, Dec. 2006.
- [8] D Markovic, B Nikolic, and V G Oklobdzija, "A general method in synthesis of pass-transistor circuits," *Microelectr. J.*, vol. 31, pp. 991-8, 2000.
- [9] C Senthilpari, "A Low-power and High-performance Radix-4 Multiplier Design Using a Modified Pass-transistor Logic Technique" IETE Journal of Research, Vol: 57, Issue No.: 2, Page: 149-155, May 2011.